


FIG. 5









FIG. 7











523 (524 (534 - 522

FIG. 11
















FIG. 16









540









Side View (Folded)

540

FIG. 23





Tieshle Darbaea	Memory	Memory Capacity	: :
CSACIO I ACNARCO	Flash Capacity	Flash Capacity SRAM Capacity	<u>Failures</u>
chip assembly 450	32 Mbytes	2 Mbytes	No failures
chip assembly 450-1	16 Mbytes	2 Mbytes	one Flash memory
chip assembly 450-2	32 Mbytes	1 Mbytes	one SRAM memory
chip assembly 450-3	16 Mbytes	1 Mbytes	one Flash and one SRAM

